パワエレ技術者のためのSiCパワー半導体デバイス～高信頼性を実現する素子と実装技術～

【目次】

【参考文献】

• 株式会社富士経済　プレスリリース第23040号， 「パワー半導体の世界市場を調査」，
  https://www.fuji-keizai.co.jp/report/detail.html?code=162210816 (2023年4月10日)
• T. Fujihira， “Theory of Semiconductor Superjunction Devices，” Jpn. J. Appl. Phys.， vol. 36， no. 10， 1997， pp. 6254–6262.
• G. Deboy，M. März，J.-P. Stengl，H. Strack，J. Tihanyi， and H. Weber， “A New Generation of High Voltage MOSFETs Breaks the Limit Line of Silicon，” in IEEE IEDM Tech. Dig.， Dec. 1998， pp. 683–685.
• Infineon CoolMOSTM P7，
  https://www.infineon.com/cms/jp/product/power/mosfet/ (2022年11月15日)
• 東芝デバイス＆ストレージ株式会社DTMOS VIシリーズ，
  https://toshiba.semicon-storage.com/jp/company/news/ (2022年2月28日)
• 山上倖三，赤桐行昌， 「トランジスタ」， 特公昭47-21739， 1972年6月19日.
• H.W. Becke and C. F. Wheatley， Jr.， “Power MOSFET with An Anode Region，” U.S. Patent　4364073，Dec. 14，1982.
• 日経クロステック （xTECH），
  https://xtech.nikkei.com/atcl/nxt/column/18/02028/00002/，2022年4月26日.
• 日経クロステック （xTECH），
  https://xtech.nikkei.com/atcl/nxt/column/18/00001/03833/，2020年4月3日.
• 車載用パワーモジュールの市場展望 2021，（株）矢野経済研究所発行，2021年9月30日.
• 岩室憲幸， 「車載機器におけるパワー半導体の設計と実装」， 科学情報出版株式会社，2019年9月.
• L. Lorentz and M. März， “CoolMOSTM - A New Approach towards High Efficiency Power Supplies，” in Proc. Int. Exhibition and Conference for Power Electronics，Intelligent Motion，Renewable Energy and Energy Management (PCIM) Europe，May 1999，pp. 25–33.
• M.A. Gajda，S.W. Hodgkiss，L.A. Mounfield，N.T. Irwin，G.E.J. Koops，and R. van Dalen， “Industrialisation of Resurf Stepped Oxide Technology for Power Transistors，” in Proc. 18th Int. Sym. Power Semiconductor Devices and ICs （ISPSD）， Jun. 2006，pp. 109-112.
• J. A. Appels and H. M. J. Vaes， “High Voltage Thin Layer Devices (RESURF Devices)，” in IEEE IEDM Tech.，Dig.，Dec.1979，pp.228-241.
• 下山学， “パワー半導体用Siウェハの最新動向”， 先進パワー半導体分科会誌 第9回講演会予稿集， vol. 09，no.01，2022，pp.29-30.
• T. Fujihira and Y. Miyasaka， “Simulated Superior Performances of Semiconductor Superjunction Devices，” in Proc. 10th Int. Sym. Power Semiconductor Device ICs （ISPSD）， May 1998，pp. 423–426.
• G. Deboy， “Si，SiC and GaN Power Devices: An Unbiased View on Key Performance Indicators，” in IEEE IEDM Tech.， Dig.， Dec. 2016， pp.532-535.
• A. Nakagawa， H. Ohashi， M. Kurata， Y. Yamaguchi， and K. Watanabe，“Non-latch-up 1200V 75A Bipolar-mode MOSFET with Large ASO，” in IEEE IEDM Tech. Dig.， Dec. 1984， pp. 860-861.
• A. Nakagawa， Y. Yamaguchi， K. Watanabe， and H. Ohashi， “Safe Operating Area for 1200-V Non-latch-up Bipolar-mode MOSFETs，” IEEE Trans. Electron Devices， vol. 34， no. 2， 1987， pp. 351–355.
• H. Yilmaz， “Cell Geometry Effect on IGT Latch-up，” IEEE Electron Device Lett.， vol. EDL-6， no.8， 1985， pp.419-421.
• M. Harada， T. Minato， H. Takahashi， H. Nishimura， K.Inoue， and I.Takata， “600V Trench IGBT in Comparison with Planar IGBT，” in Proc. 4th Int. Sym. Power Semiconductor Devices and ICs （ISPSD）， May 1994，p.411-416.
• M. Kitagawa， I. Omura， S. Hasegawa， T. Inoue， and A. Nakagawa， “A 4500V Injection Enhanced Insulated Gate Bipolar Transistor (IEGT)，” in IEEE IEDM Tech.， Dig.， Dec. 1993， p.679-682.
• H. Takahashi， E. Haruguchi， H. Hagino， and T. Yamada， “Carrier Stored Trench-gate Bipolar Transistor (CSTBT) – A Novel Power Device for High Voltage Application，” in Proc. 8th Int. Sym. Power Semiconductor Devices and ICs （ISPSD）， May 1996， p.349-352.
• M. Mori， Y. Uchino， J. Sakano， and H. Kobayashi， “A Novel High-conductivity IGBT (HiGT) with a Short Circuit Capability，” in Proc. 10th Int. Sym. Power Semiconductor Devices and ICs （ISPSD）， Jun. 1998，p.429-432.
• T. Laska， F. Pfirsch， F. Hirler， J. Niedermeyr， C. Schaffer， and T. Schmidt， “1200V-Trench-IGBT Study with Square Short Circuit SOA，” in Proc. 10th Int. Sym. Power Semiconductor Devices and ICs （ISPSD）， Jun. 1998， p.433-436.
• G. Miller and J. Sack， “A New Concept for a Non Punch Through IGBT with MOSFET Like Switching Characteristics，” in IEEE PESC Record，vol.1， Jun. 1989， p.21-25.
• N. Iwamuro and T. Laska， “IGBT History， State-of-the-Art， and Future Prospects，” IEEE Trans. Electron Devices， vol. 64， no. 3， 2017， pp. 741-752.
• N. Iwamuro and T.Laska， Correction to “IGBT History， State-of-the-Art，and Future Prospects，” IEEE Trans. Electron Devices， vol. 65， no. 6，2018， pp. 2675.
• T. Matsudai， and A. Nakagawa， “Potential of 600V Trench Gate IGBT Having Lower On-State Voltage Drop Than Diodes，” Toshiba Review，vol.54， no.11， 1999， pp.28-31， in Japanese.
• T. Matsudai， K. Kinoshita and A. Nakagawa， “New 600V Trench Gate Punch-Through IGBT Concept with Very Thin Wafer and Low Efficiency p-emitter，having an On-state Voltage Drop lower than Diode，” in Proc. of 2000 Int. Power Electronics Conf. (IPEC-Tokyo), Tokyo, Japan, Apr. 2000，pp.292-296.
• T. Laska， M. Münzer， F. Pfirsch， C. Schaeffer， and T. Schmidt， “The Field Stop IGBT (FS IGBT). A New Power Device Concept with A Great Improvement Potential，” in Proc. 12th Int. Sym. Power Semiconductor Devices and ICs （ISPSD）， May 2000， pp.355-358.
• G. Majumdar, H. Sugimoto, M. Kimata, T. Iida, H. Iwamoto, T. Nakajima, and H. Matsui, “Super mini type integrated inverter using intelligent power and control devices,” in Proc. 2nd Int. Sym. Power Semiconductor Devices and ICs (ISPSD), Aug. 1990, pp. 144-149.
• Z. Liang, “Status and Trend of Automotive Power Packaging,” in Proc. 24th Int. Sym. Power Semiconductor Devices and ICs （ISPSD）， Jun. 2012，pp.325-331.
• C. Chen, F. Luo and Y. Kang, “A Review of SiC Power Module Packaging: Layout, Material System and Integration,” in CPSS Transactions on Power Electronics and Applications, vol. 2, no. 3, 2017, pp. 170-186.
• T. Ueda， N. Yoshimatsu， N. Kimoto， D. Nakajima， M. Kikuchi， and T. Shinohara， “Simple， Compact， Robust and High-performance Power Module T-PM (Transfer-molded Power Module)，” in Proc. 22nd Int. Sym. Power Semiconductor Devices and ICs （ISPSD）， Jun. 2010， pp.47-50.
• 山口浩， “次世代パワー半導体の熱設計と実装技術 （監修：菅沼克昭）， 2章 SiCパワー半導体の現状と周辺材料への期待」，” シーエムシー出版， 2020年。
• 大澤彰浩， 樋口恵一， 仲野逸人， “車載用大容量IGBTモジュール 「M660」 ”， 富士電機技報， vol.90， no.4， 2017， pp.238-241.
• 井上大輔， 玉井雄大， 小山貴裕， “xEV向け第4世代アルミニウム直接水冷パッケージ技術，” 富士電機技報， vol.92， no.4， 2019， pp.238-242.
• 高橋良和， 両角朗， 池田良成， 西村芳孝， “パワーモジュールのパッケージ技術動向，” エレクトロニクス実装学会誌， vol.16， no.5， 2013， pp.341-346.
• 坂本善次， “両面放熱パワーモジュール 「パワーカード」 の実装技術，” デンソーテクニカルレビュー，vol.16， 2011， pp.46-56.
• 川畑潤也， 百瀬文彦， 小野澤勇一，“第7世代 「Xシリーズ」 IGBTモジュール，” 富士電機技報，vol.88， no.4， 2015， pp.254-258.
• 日経XTECH，2021年 3月11日，
  https://xtech.nikkei.com/atcl/nxt/column/18/01537/00029/.
• 富士電機株式会社ホームページ，
  https://www.fujielectric.co.jp/products/semiconductor/model/igbt/discrete.html， 2023年2月20日
• M. Takahashi, D. Hofmann, S. Yoshida, A. Tamenori, Y. Kobayashi and O. Ikawa, “Extended Power Rating of 1200V IGBT Module with 7G RCIGBT Chip Technologies,” PCIM Europe 2016; International Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management (PCIM) Europe, May 2016, pp. 1-7.
• 安達信一郎，小幡智幸，東展弘， “xEV向け100kWクラス超小型RC-IGBTモジュール 「M677」，” 富士電機技報， vol.94， no.4， 2021， pp.236-229.
• 平田朋也， 山野彰生， “第7世代 「Xシリーズ」 1200V/250A RC-IGBTモジュール，” 富士電機技報，vol.94， no.1， 2021， pp.60-62.
• K. Sakaguchi， K. Konishi， K. Eguchi， and S. Sonoda， “Reduction of Junction Temperature with Local Lifetime Control and High Density Arranged Diode for 3rd Gen. 650 V RC-IGBT，” in Proc. 35th Int. Sym. Power Semiconductor Devices and ICs （ISPSD）， May 2023， pp.215-218.
• K. Nishi and A Narazaki， “CSTBTTM Based Split-Gate RC-IGBT with Low Loss and EMI Noise，” in Proc. 32nd Int. Sym. Power Semiconductor Devices and ICs (ISPSD)， Sept. 2020， pp.138-141.
• J. Okawara， M. Senoo， T. Nishiwaki， Y. Yamashita， S. Machida， Y. Kagata， and M. Konishi， “Design of 1200-V RC-IGBT for TOYOTA’s 5th Generation HEV/PHEV Systems，” in Proc. 35th Int. Sym. Power Semiconductor Devices and ICs (ISPSD)， May 2023， pp.151-155.
• B. J. Baliga, “Power Semiconductor Device Figure of Merit for High-frequency Applications,” IEEE Electron Device Letters, Vol.10, No.10, 1989, pp.455-458.
• T. Kimoto and J. A. Cooper, Fundamentals of Silicon Carbide Technology: Growth, Characterization, Devices, and Applications. Singapore: Wiley, Nov. 2014.
• S. Fujita, “Wide-bandgap Semiconductor Materials: For Their Full Bloom,” Jpn. J. Appl. Phys., Vol. 54, No. 3, Feb. 2015, p.030101.
• S. J. Pearton, J. Yang, P. H. Cary IV, F. Ren, J. Kim, M. J. Tadjer, and M. A. Mastro, “A Review of Ga2O3 Materials, Processing, and Devices,” Appl. Phys. Rev., Vol. 5, No. 1, Jan. 2018, p.011301.
• 松波弘之，“半導体SiC技術と応用”，日刊工業新聞社，2003年3月．
• 両角朗, SiCパワー半導体のパッケージ技術, 次世代パワー半導体の開発・評価と実用化 （監修：岩室憲幸），（株）エヌ・ティー・エス，pp.291-300, 2022年2月。
• 恩田正一，“SiCウェハの現状と展望,” Denso Technical Review, vo. 22, 2017, pp.41-50.
• 株式会社サイコックスホームページ, https://www.sicox.com/product/.
• 宇治原徹, “溶液法による高品質SiC結晶成長,” CERAMICS JAPAN, vol. 53, 2018, pp.849-852.
• Power Electronics News Website,
  https://www.powerelectronicsnews.com/sic-power-devices-lowering-costs-to-drive-adoption/, 　2022.1.18.
• Dash W.C, “Growth of Silicon Crystals Free from Dislocations,” J. Appl. Phys, Vol.30, 1959, pp. 459-474.
• S. Harada, Y. Yamamoto, K. Seki, and T. Ujihara, “Reduction of Threading Screw Dislocation Density Utilizing Defect Conversion during Solution Growth of 4H-SiC,” Material Science Forum, Vol. 740-742, 2013，pp. 189-192.
• M. Kado, H. Daikoku, H. Sakamoto, H. Suzuki, T. Bessho, N. Yashiro, K. Kusunoki, N. Okada, K. Moriguchi, and K. Kamei, “High-Speed Growth of 4H-SiC Single Crystal Using Si-Cr Based Melt,” Material Science Forum, Vol. 740-742, 2013，pp. 73-76.
• 小林元樹, 内田英次, 八田直記, 石川誠治, 大薗国栄,　升本恵子, 栗原俊介, 原田信介, 児島一聡, “4H-SiC接合基板上に形成された4H-SiC PiNダイオードの順方向バイアス劣化評価,” 2022年先進パワー半導体分科会誌　第9回講演予稿集, vol. 09，no.01，2022，pp.193-194.
• 平田和也, 山本涼兵, 西野曜子, 村澤尚樹, 高橋邦充, “SiCインゴットの新しいレーザースライシング　-KABRAプロセスの開発-”, 精密工学会誌, vol.83, No.9, 2017, pp.829-832.
• （株）ディスコ　Website, https://disco.co.jp/kabra/index.html
• 特許第6748144号, 2020年8月11日.
• SiC ダイシング技術, DISCO Technical Review, Mar. 2016, pp1-4.
• 邱 暁明, 田篠文照, “ 「超音波振動援用ダイシングソーの開発と電子デバイス部品加工への応用」 の技術賞受賞とその後”, 精密工学会誌, vol.82, No.2, 2016, pp.128-129.
• K. Okamoto, M. Takeda, M. Kitaichi, “New and Innovative Die Singulation Technology for Compound Semiconductors with Zero Kerf Loss and Completely No Damage on the Side Wall, ” CSMANTECH 2023, May, Orlando, FL, 3.2.2023.
• 三星ダイヤモンド工業株式会社 Web,
  https://www.mitsuboshidiamond.com/product/equipment/dialogic/.
• J.W. Palmour, J. A. Edmond, H. S. Kong, and C. H. Carter, Jr., “Vertical Power Devices in Silicon Carbide,” in Proc. Silicon Carbide and Related Materials, 1994, pp. 499.
• J.N. Shenoy, J.A. Cooper, and M.R. Melloch, “High Voltage Double-implanted Power MOSFETs in 6H-SiC,” IEEE Electron Device Letters, vol.18, no.3, 1997, pp.93-95.
• T. Nakamura, Y. Nakano, M. Aketa, R. Nakamura, S. Mitani, H. Sakairi, and Y. Yokotsuji, “High Performance SiC Trench Devices with Ultra-low Ron,” in IEEE IEDM Tech. Dig., Dec. 2011, pp.599-602.
• R. Tanaka, Y. Kagawa, N. Fujiwara, K. Sugawara, Y. Fukui, N. Miura, M. Imaizumi, and S. Yamakawa, “Impact of Grounding the Bottom Oxide Protection Layer on the Short-Circuit Ruggedness of 4H-SiC Trench MOSFETs,” in Proc. 26th Int. Sym. Power Semiconductor Devices and ICs (ISPSD), Jun. 2014, pp. 75-78.
• D. Peters, R. Siemieniec, T. Aichinger, T. Basler, R. Esteve, W. Bergner, and D. Kueck, “Performance and Ruggedness of 1200 V SiC-Trench-MOSFET,” in Proc. 29th Int. Sym. Power Semiconductor Devices and ICs (ISPSD), May 2017, pp. 239-242.
• 谷岡寿一， 海老池勇史， 折附泰典， 日野史朗， 海老原洪平, “プレーナ型SiC-MOSFETのオン抵抗低減化技術,” 三菱電機技報, Vol. 90, No.5, 2016.
• 濱田憲治, 日野史郎, 木谷 剛, “3.3kV耐圧SiC-MOSFETの低オン抵抗化技術,” 三菱電機技報, Vol. 88, No.5, 2014.
• 日経XTECH Web, https://special.nikkeibp.co.jp/atclh/NXT/22/infineon0822/.
• K. Sugawara, Y. Fukui, R. Tanaka, K. Adachi, Y. Kagawa, S. Tomihisa, N. Miura, E. Suekawa, and Y. Terasaki, “A Novel Trench SiC-MOSFETs Fabricated by Multiple-Ion-Implantation into Tilted Trench Side Walls (MIT2-MOS), in Proc. Inter. Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management (PCIM) Europe, May 2021, pp. 504-508.
• Y. Ebihara, A. Ichimura, A. Mitani, M. Noborio, Y. Takeuchi, S. Mizuno, T. Yamamoto, and K. Tsuruta, “Deep-P Encapsulated 4H-SiC Trench MOSFETs With Ultra Low RonQgd”, in Proc. 30th Int. Sym. Power Semiconductor Devices and ICs (ISPSD), May 2018, pp. 44-48.
• Stueckler F, Vecino E. CoolMOS™ C7 650 V Switch in a source configuration Infineon Application Note AN 2013-05, V1.0; 2013.
  https://www.infineon.com/dgdl/
• Datasheet C3M0065090J, Wolfspeed Website.
  https://www.wolfspeed.com/download/dl/file/id/145/product/646
• Datasheet SCT3030AR, Rohm Website.
  https://www.rohm.co.jp/ products/sic-power-devices/sic-mosfet?PS_PackageShortCode=TO-247-4L.
• K. Matsui, T. Tawara, S. Harada, S. Tanaka, H. Sato, H. Yano, and N. Iwamuro, “Significant Improvement of Switching Characteristics in a 1.2-kV SiC SWITCH-MOS by the Application of Kelvin Source Connection,” IEEJ Transaction of Electrical Engineering, vol. 18, 2023, pp. 278-285.
• A. Agarwal, H. Fatima, S. Haney and S. -H. Ryu, “A New Degradation Mechanism in High-Voltage SiC Power MOSFETs,” in IEEE Electron Device Letters, vol. 28, no. 7, 2007, pp. 587-589.
• J.P. Bergman, H. Lendenmann, P.A. Nilsson, U. Lindefelt, and P. Skytt, “Crystal Defects as Source of Anomalous Forward Voltage Increase of 4H-SiC Diodes,” Material Science Forum, vol.353-356, 2001, pp.299-302.
• T. Kimoto, A. Iijima, H. Tsuchida, T. Tawara, A. Otsuki, T. Kato, and Y. Yonezawa, “Understanding and Reduction of Degradation Phenomena in SiC Power Devices,” IEEE Reliability Physics Symposium, Apr. 2017, pp.2A-1.1-1.7.
• T. Tawara, T. Miyazawa, M. Ryo, M. Miyazato, T. Fujimoto, K. Takenaka, S. Matsunaga, M. Miyajima, A. Otsuki, Y. Yonezawa, T. Kato, H. Okumura, T. Kimoto and, H. Tsuchida,“Suppression of the Forward Degradation in 4H-SiC PiN Diodes by Employing a Recombination-Enhanced Buffer Layer,” Materials Science Forum, vol.897, pp.419-422.
• W. Sung and B. J. Baliga, “Monolithically Integrated 4H-SiC MOSFET and JBS Diode (JBSFET) Using a Single Ohmic/Schottky Process Scheme, ”IEEE Electron Devices Lett. vol. 37, no. 12, 2016, pp. 1605-1608.
• F. J. Hsu, C. T. Yen, C. C. Hung, H. T. Hung, C. Y. Lee, L. S. Lee, Y. F. Huang, T. Z. Chen, P. J. Chuang, “High Efficiency High Reliability SiC MOSFET with Monolithically Integrated Schottky Rectifier” , in Proc. 29th Int. Sym. Power Semiconductor Devices and ICs (ISPSD), May 2017, pp. 45-48.
• S. Hino, H. Hatta, K. Sadamatsu, Y. Nagahisa, S. Yamamoto, T. Iwamatsu, Y. Yamamoto, M. Imaizumi, S. Nakata, and S. Yamakawa, “Demonstration of SiC-MOSFET Embedding Schottky Barrier Diode for Inactivation of Parasitic Body Diode”, Mater. Sci. Forum, vol.897, pp.477-482, 2017.
• M. Furukawa, Y. Shimizu, K. Tanaka, Y. Kotani, M. Kobayashi, H. Kono, H. Hayakawa, and G. Tchouangue, “650-V and 1200-V SiC MOSFETs with Low RonA and Strong Reduction in Switching Losses,” in Proc. Inter. Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management (PCIM) Europe, May 2022, 563-568.
• Y. Kobayashi, N. Ohse, T. Morimoto. M.Kato, T. Kojima, M. Miyazato, M. Takei, H. Kimura, and S. Harada, “Body pin Diode Inactivation with Low On-resistance Achieved by 1.2 kV-class 4H-SiC SWITCH-MOS, in IEEE IEDM Tech. Dig., Dec. 2017, pp.211-214.
• 東芝デバイス＆ストレージ株式会社Web,
  https://toshiba.semicon-storage.com/jp/semiconductor/product/mosfets/sic-mosfets/articles/3rd-generation-silicon-carbide-mosfets.html, 2022年8月30日.
• 三菱電機株式会社Web,
  https://www.mitsubishielectric.co.jp/news/2023/0508.html, 2023年5月8日.
• R. Aiba, M. Okawa, T. Kanamori, Y. Kobayashi, S. Harada, H. Yano, and N. Iwamuro, “Experimental Demonstration on Superior Switching Characteristics of 1.2 kV SiC SWITCH-MOS,” in Proc. 31st Int. Sym. Power Semiconductor Devices and ICs (ISPSD), May 2019, pp. 23-26.
• R. Kosugi, Y. Sakuma, K. Kojima, S. Itoh, A. Nagata, T. Yatsuo, Y. Tanaka, and H. Okumura, “First Experimental Demonstration of SiC Super-junction (SJ) Structure by Multi-epitaxial Growth Method, ” in Proc. 26th Int. Sym. Power Semiconductor Devices and ICs (ISPSD), Jun. 2014, pp.346-349.
• T. Masuda, Y. Saito, T. Kumazawa, T. Hatayama, and S. Harada, “0.63 mΩcm2 / 1170 V 4H-SiC Super Junction V-groove Trench MOSFET,” in IEEE IEDM Tech. Dig., Dec. 2018, pp.177-180.
• S. Harada, Y. Kobayashi, S. Kyogoku, T. Morimoto, T. Tanaka, M. Takei and H. Okumura, “First Demonstration of Dynamic Characteristics for SiC Superjunction MOSFET Realized using Multi epitaxial Growth Method”, in IEEE IEDM Tech. Dig., Dec. 2018, pp.181-184.
• Y. Kobayashi, S. Kyogoku, T. Morimoto, T. Kumazawa, Y. Yamashiro, M. Takei, and S. Harada, “High-temperature Performance of 1.2 kV-class SiC Super Junction MOSFET,” in Proc. 31st Int. Sym. Power Semiconductor Devices and ICs (ISPSD), May 2019, pp.31-34.
• R. Kosugi, S. Ji, K. Mochizuki, K. Adachi, S. Segawa, Y. Kawada, Y. Yonezawa, and H. Okumura, “Breaking the Theoretical Limit of 6.5 kV-Class 4H-SiC Super-Junction (SJ) MOSFETs by Trench-Filling Epitaxial Growth,” in Proc. 31st Int. Sym. Power Semiconductor Devices and ICs (ISPSD), May 2019, pp.39-42.
• M. Baba, T. Tawara, T. Morimoto, S. Harada, M. Takei, and H. Kimura, “Ultra-Low Specific on-Resistance Achieved in 3.3 kV-Class SiC Superjunction MOSFET,” in Proc. 33rd Int. Sym. Power Semiconductor Devices and ICs (ISPSD), May 2021, pp.83-86.
• R. Ghandi, C. Hitchcock, S. Kennerly, M. Torky and T.P. Chow, “Scalable Ultrahigh Voltage SiC Superjunction Device Technologies for Power Electronics Applications,” in IEEE IEDM Tech. Dig., Dec. 2022, pp.194-197.
• D. Hisamoto, W-C. Lee, J. Kedzierski, H. Takeuchi, K. Asano, C. Kuo, E. Anderson, T-J. King, J. Bokor, and C. Hu, “FinFET - A Self-Aligned Double-Gate MOSFET Scalable to 20 nm,” IEEE Trans. Electron Devices, Vol.47, No.12, 2000, pp.2320-2325.
• 坂本邦博, “SiCのFinFET,” アイシーソルーションズ LLP，Website, 2021年8月4日, https://www.isees-llp.jp/article/772/.
• T. Kato, Y. Fukuoka, H. Kang, K. Hamada, A. Onogi, H. Fujiwara, T. Ito, T. Kimoto, and F. Udrea, “Enhanced Performance of 50 nm Ultra-Narrow-Body Silicon Carbide MOSFETs based on FinFET effect,” in Proc. 32nd Int. Sym. Power Semiconductor Devices and ICs (ISPSD), Sept. 2020, pp. 110-113.
• F. Udrea, K. Naydenov, H. Kang T. Kato, E. Kagoshima, T. Nishiwaki, H. Fujiwara T. Kimoto, “The FinFET Effect in Silicon Carbide MOSFETs,” in Proc. 33rd Int. Sym. Power Semiconductor Devices and ICs (ISPSD), May 2021, pp. 75-78.
• F. Udrea, K. Naydenov, H. Kang T. Kato, E. Kagoshima, H. Fujioka, H. Tomita, T. Nishiwaki, H. Fujiwara T. Kimoto, “Experimental Demonstration, Challenges, and Prospects of the Vertical SiC FinFET, The FinFET Effect in Silicon Carbide MOSFETs,” in Proc. 34th Int. Sym. Power Semiconductor Devices and ICs (ISPSD), May 2022, pp. 253-256.
• H. Shimizu, T. Suto, H. Miki, Y. Mori, D. Hisamoto, A. Shima, K. Kinoshita, T. Murata, and T. Oda, “Proposal of Vertical-channel Fin-SiC MOSFET toward Future Device Scaling,” in Proc. 35th Int. Sym. Power Semiconductor Devices and ICs (ISPSD), May 2023, pp. 1-4.
• T. Kumazawa, M. Kumita, H. Fujioka, H. Tomita, T. Nisikawa, M. Okuda, K. Naydenov, Q. Wang, H. Fujiwara, T. Kimoto, and F. Udrea, “Low On-resistance (>0.7 mΩcm2) 4H-SiC Vertical FinFETs with Increased Threshold Voltage by Using P-type Poly-Si Gate,” in Abstract of the Int. Conf. Silicon Carbide and Related Materials (ICSCRM), Sept. 2023.
• D. Kinzer, “GaN Power IC Technology: Past, Present, and Future,”in Proc. 29th Int. Sym. Power Semiconductor Devices and ICs (ISPSD), May 2017, pp. 19-24.
• C-L Tsai, Y-H Wang, M.-H. Kwan, P.-C. Chen, F.-W. Yao, S-C. Liu, J.-L. Yu, C-L Yeh, R.-Y. Su, W. Wang, W.-C. Yang, K.-Y. Wong, Y.-S. Lin, M.-C. Lin, H.-Y. Wu, C.-M. Chen, C.-Y. Yu, C.-B. Wu, M.-H., Chang, J.-S. You, T.-M. Huang, S.-P. Wang, L.Y. Tsai, C-H Chern, H.C. Tuan, and A. Kalnitsky, “Smart GaN Platform: Performance & Challenges,” in IEEE IEDM Tech. Dig., Dec. 2017, pp.737-740.
• M. Okamoto, A. Yao, H. Sato, and S. Harada, “First Demonstration of a Monolithic SiC Power IC Integrating a Vertical MOSFET with a CMOS Gate Buffer,” in Proc. 33rd Int. Sym. Power Semiconductor Devices and ICs (ISPSD), May 2021, pp. 71-74.
• 岩室 憲幸, 車載機器におけるパワー半導体の設計と実装, 科学情報出版株式会社, 2019年9月.
• 姚 凱倫, 筑波大学博士論文2023年2月.
• M. Namai, J. An, H. Yano, and N. Iwamuro, “Investigation of short-circuit Failure Mechanisms of SiC MOSFETs by Varying DC Bus Voltage,” Japanese Journal of Applied Physics, Vol.57, 2018, 0741021.1-10.
• M. Okawa, R. Aiba, T. Kanamori, S, Harada, H. Yano, and N. Iwamuro, “Experimental and Numerical Investigations of Short-circuit Failure Mechanisms for State-of-the-art 1.2 kV SiC Trench MOSFETs,” in Proc. 31st Int. Sym. Power Semiconductor Devices and ICs (ISPSD), May 2019, pp. 167-170.
• J. An, M. Namai, H. Yano, N. Iwamuro, Y. Kobayashi, and S. Harada, “Methodology for Enhanced Short-circuit Capability of SiC MOSFETs,” in Proc. 30th Int. Sym. Power Semiconductor Devices and ICs (ISPSD), May 2018, pp. 391-394.
• X. Jiang, J. Wang, J. Lu, J, Chen, X. Yang, Z. Li, C. Tu, and Z.S. Shen, “Failure Mode and Mechanism Analysis of SiC MOSFET Under Short-circuit Condition,” Microelectronics Reliability, vol.89-90, 2018, pp.593-597.
• J. S. Hsu, C. W. Ayers and C. L. Coomer, Oak Ridge National Laboratory, ORML/TM-2004/137, 2004.
• K. Yao, H. Yano, H. Tadano, and N. Iwamuro, “Investigations of SiC MOSFET Short-Circuit Failure Mechanisms Using Electrical, Thermal, and Mechanical Stress Analyses,” IEEE Trans. Electron Devices, Vol. 67, No. 10, pp. 4328–4334, Oct. 2020.
• K. Yao, H. Yano, and N. Iwamuro, “Investigations of Short-circuit Failure in Double Trench SiC MOSFETs Through Three-dimensional Electro-thermal-mechanical Stress Analysis,” Microelectronics Reliability, Vol. 122, 114163 1-10, Jul. 2021.
• 姚 凱倫, 岩室 憲幸,“電気－熱－応力連成シミュレーション技術を用いたSiC MOSFET負荷短絡破壊メカニズム解析法,” 電気学会論文誌C, vol. 144, no.3, 2024 (in press).
• Y. Kobayashi, N. Ohse, T. Morimoto. M.Kato, T. Kojima, M. Miyazato, M. Takei, H. Kimura, and S. Harada, “Body pin Diode Inactivation with Low On-resistance Achieved by 1.2kV-class 4H-SiC SWITCH-MOS, in IEEE IEDM Tech. Dig., Dec. 2017, pp.211-214.
• S. Harada, K. Kobayashi, K. Kinoshita, N. Ose, T. Kojima, M. Iwaya, H. Shiomi, H. Kitai, S. Kyogoku, K. Ariyoshi, Y. Onishi, and H. Kimura, “1200 V SiC IE-UMMOSFET with Low On-resistance and High Threshold Voltage,” Mater. Sci. Forum, vol. 897, May 2017, pp. 497-500.
• 饗場 塁士, 筑波大学修士論文2021年2月.
• M. Okawa, R. Aiba, T. Kanamori, Y. Kobayashi, S. Harada, H. Yano, and N. Iwamuro, “First Demonstration of Short-Circuit Capability for a 1.2 kV SiC SWITCH-MOS,” IEEE Journal of the Electron Devices Society , vol. 7, Jun. 2019, pp. 613-620.
• M. Okawa, T. Kanamori, R. Aiba, S. Harada, H. Yano, and N. Iwamuro, “Analysis of 1.2 kV SiC SWITCH-MOS after Short-circuit Stress,” in Proc. 32nd Int. Sym. Power Semiconductor Devices and ICs (ISPSD), Sept. 2020, pp. 74-77.
• T. Shoji, A. Soeno, H. Toguchi, S. Aoi, Y. Watanabe, and H. Tadano , “Theoretical Analysis of Short-circuit Capability of SiC Power MOSFETs,” Japanese Journal of Applied Physics, vol. 54, 2015, pp. 04DP03.1-4.
• T. Hatakeyama and T. Shinohe, “Reverse Characteristics of a 4H-SiC Schottky Barrier Diode,” Material Science Forum, Vols. 389-393, 2002, pp. 1169-1172.
• M. Higashiwaki, K. Konishi, K. Sasaki, K. Goto, K. Nomura, Q.T. Thieu, R. Togashi, H. Murakami, Y. Kumagai, B. Monemar, A. Koukitu, A. Kuramata, and S. Yamakoshi, “Temperature-dependent Capacitance-voltage and Current-voltage Characteristics of Pt/Ga2O3 (001) Schottky Barrier Diodes Fabricated on n- - Ga2O3 Drift Layers Grown by Halide Vapor Phase Epitaxy,” Applied Physics Letter, vol. 108, 2016, pp. 13503.1-5.
• Y. Kobayashi, H. Ishimori, A. Kinoshita, T. Kojima, M. Takei, H. Kimura, and S. Harada, “Evaluation of Schottky Barrier Height on 4H-SiC m-face {11-00} for Schottky Barrier Diode Wall Integrated Trench MOSFET,” Japanese Journal of Applied Physics, vol. 56, 2017, pp. 04CR08.1-6.
• R. Aiba, K. Matsui, M. Baba, S. Harada, H. Yano, and N. Iwamuro, “Demonstration of Superior Electrical Characteristics for 1.2 kV SiC Schottky Barrier Diode-Wall Integrated Trench MOSFET with Higher Schottky Barrier Height Metal,” IEEE Electron Device Letters, vol. 41, no. 12, 2020, pp.1810-1813.
• K. Yao, F. Kato, S. Tanaka, S. Harada, H. Sato, H. Yano, and N. Iwamuro, “Enhanced Short-circuit Capability for 1.2 kV SiC SBD-integrated Trench MOSFETs Using Cu Blocks Sintered on the Source Pad,” in Proc. 34th Int. Sym. Power Semiconductor Devices and ICs (ISPSD), May 2022, pp. 297-300.
• N. Iwamuro and T. Laska, “IGBT History, State-of-the-Art, and Future Prospects,” IEEE Trans. Electron Devices, vol. 64, no. 3, 2017, pp. 741–752.
• S. Todaka, K. Matsui, R. Aiba, M. Baba, S. Harada, H. Yano, and N. Iwamuro, “Experimental and Numerical Demonstration of Superior RBSOAs in 1.2 kV SiC Trench and SBD-integrated Trench MOSFETs,” in Proc. 33rd Int. Sym. Power Semiconductor Devices and ICs (ISPSD), May 2021, pp. 219-222.
• 辻 崇, 筑波大学博士論文2023年2月.
• T. Tsuji and N. Iwamuro, “An Investigation of Avalanche Ruggedness and Failure Mechanisms of 4H SiC trench MOSFETs in Unclamped Inductive Switching by Varying Load Inductances over a Wide Range,” Japanese Journal of Applied Physics, Vol.62, 2023, 041001.1-12.
• 安 俊傑，生井 正樹，岡本 大，矢野 裕司，只野 博，岩室 憲幸，“Unclamped Inductive Switching試験による4H-SiC MOSFETの最大接合温度の評価，”電気学会論文誌C, vol. 137, no.2, 2017, pp.216-221.
• N. Ren, and K. L. Wang, “Failure Mechanism Analysis of SiC MOSFETs in Unclamped Inductive Switching Conditions”, in Proc. 31st Int. Sym. Power Semiconductor Devices & ICs (ISPSD), May 2019, pp.183-186.
• K. Yao, H. Yano, and N. Iwamuro, “Impact of Negative Gate Bias and Inductive Load on the Single-Pulse Avalanche Capability of 1200-V SiC Trench MOSFETs,” IEEE Trans. Electron Devices, vol. 69, no. 2, 2022, pp. 637-643.
• K. Higuchi, H. Nakano, A. Osawa, A. Kitamura, S. Takenoiri, D. Inoue, S. Yoshida, H. Gohara, and M. Otsuki, “Improvement of the I2t Capability for xEV Active Short Circuit Protection by Combination of RC-IGBT and Leadframe Technologies,” in Proc. 2018 Int. Power Electronics Conf. (IPEC-Niigata 2018 -ECCE Asia), Niigata, Japan, May 2018, pp. 2764-2767.
• A. Ruiz, A. Meseamanolis, L. Santolaria, M. Maleki, and A. Baschnagel, “Active Short Circuit Capability of Half Bridge Power Modules Towards E Mobility Applications,” in Proc. Int. Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management (PCIM) Europe, May 2021, pp. 1-7.
• R. Rupp, M. Treu, S. Voss, F. Björk, and T. Reimann, “2nd Generation SiC Schottky Diode: A New Benchmark in SiC Device Ruggedness,” in Proc. 18th Int. Sym. Power Semiconductor Devices and ICs (ISPSD), Jun. 2006, pp.269-272.
• L. Knoll, A. Mihaila, F. Bauer, V. Sundaramoorthy, E. Bianda, R. Minamisawa, L. Kranz, M. Bellini, U. Vemulapati, H. Bartolf, S. Kicin, and S. Skibin, “Robust 3.3kV Silicon Carbide MOSFETs with Surge and Short Circuit Capability”, in Proc. of 29th Int. Sym. Power Semiconductor Devices and ICs (ISPSD), May 2017, pp. 243-246.
• Z. Zhu, H. Xu, L. Liu, N. Ren, and K. Sheng, “Investigation on Surge Current Capability of 4H-SiC Trench-Gate MOSFETs in Third Quadrant Under Various VGS Biases”, IEEE Journal of Emerging and Selected Topics in Power Electronics, Vol. 9, No. 5, 2021, pp. 6361-6369.
• 北村 雄大, 筑波大学修士論文2023年2月.
• Y. Kitamura, F. Kato, S. Tanaka, T. Tawara, S. Harada, H. Sato, H. Yano, and N. Iwamuro, “Study on Enhancing of the Surge Current Capability of Embedded SBDs in SWITCH-MOSs and Body-PiN-Diodes in SiC Trench MOSFETs,” Japanese Journal of Applied Physics, Vol.62, 2023, SC1007 1-9.
• Y. Kitamura, F. Kato, S. Tanaka, T. Tawara, S. Harada, H. Sato, H. Yano, and N. Iwamuro, “Demonstration of the Surge Current Capability of Embedded SBDs in SiC SBD-integrated Trench MOSFETs with a Thick Cupper Block,” in Proc. 34th Int. Sym. Power Semiconductor Devices and ICs (ISPSD), May 2022, pp. 109-112.
• X. Jiang, J. Yu, J. Chen, H. Yu, Z. Li, J. Wang, Z. J. Shen, “Comparative Evaluation of Surge Current Capability of the Body Diode of SiC JMOS, SiC DMOS, and SiC Schottky Barrier Diode,” 2020 IEEE Applied Power Electronics Conference and Exposition (APEC), Mar.2020, pp. 1111-1115.
• T. Ohashi, H. Kono, S. Asaba, H. Hayakawa, T. Ogata, and R. Iijima, “Improvement of Surge Current Capability in SBD-embedded SiC MOSFETs by Introducing Triggering p-n Diodes,” in Proc. 35th Int. Sym. Power Semiconductor Devices and ICs (ISPSD), May 2023, pp. 242-245.
• A. Iijima, K. Kawahara, K. Sugawara, S. Hino, K. Fujiyoshi, Y. Oritsuki, T. Murakami, T. Takahashi, Y. Kagawa, Y. Hironaka, and K. Nishikawa,“Improving Surge Current Capability of SBD-Embedded SiC-MOSFETs in Parallel Connection by Applying Bipolar Mode Activation Cells,” in Proc. 35th Int. Sym. Power Semiconductor Devices and ICs (ISPSD), May 2023, pp. 238-241.
• T. Kimoto and J. A. Cooper, Fundamentals of Silicon Carbide Technology: Growth, Characterization, Devices, and Applications. Singapore: Wiley, Nov. 2014.
• A. Anthon, Z. Zhang, and M. A. E. Andewrson, “Comparison of a State of the Art Si IGBT and Next Generation Fast Switching Devices in a 4kW Boost Converter,” in Proc. IEEE Energy Conversion Congress and Exposition (ECCE), Sept. 2015, pp. 3003-3011.
• 両角朗, “SiCパワー半導体のパッケージ技術” , 次世代パワー半導体の開発・評価と実用化 （監修：岩室　憲幸），（株）エヌ・ティー・エス，pp.291-300, 2022年2月．
• 床尾尚也，安藤拓司，保田雄亮，鈴木和弘，今野哲豊，守田俊章，“焼結銀を用いたパワー半導体素子の接合技術の開発”， 第27回エレクトロニクス実装学会春季講演大会， 13F-11， 2013， pp159-160.
• 仲村秀世， 西澤龍男， 梨子田典弘， “All-SiCモジュールのパッケージ技術”， 富士電機技報， Vol.88, No.4, 2015, pp.241-244.
• 高橋良和， 両角朗， 池田良成， 西村芳孝， “パワーモジュールのパッケージ技術動向，” エレクトロニクス実装学会誌， vol.16， no.5， 2013， pp.341-346.
• Y. Ikeda, H. Hokazono, S. Sakai, T, Nishimura, and Y. Takahashi, “A Study of the Bonding-wire Reliability on the Chip Surface Electrode in IGBT,” in Proc. 22nd Int. Sym. Power Semiconductor Devices and ICs （ISPSD）， Jun. 2010， pp. 289-292.
• S. Haumann, J. Rudzki, F. Osterwald, M. Becker and R. Eisele, “Novel Bonding and Joining Technology for Power Electronics - Enabler for Improved Lifetime, Reliability, Cost and Power Density,” 2013 28th Annual IEEE Applied Power Electronics Conference and Exposition (APEC), May 2013, pp. 622-626.
• 陳伝彤，菅沼克昭， “次世代パワー半導体に求められる実装技術”，次世代パワー半導体の開発・評価と実用化 （監修：岩室憲幸）， （株）エヌ・ティー・エス， pp.239-252, 2022年2月．
• 住田智希， 須藤正喜， “パワーデバイスの信頼性評価の概要⑤～封止材のパワーサイクル耐性～”， 実装技術11月号， pp.42-46， 2020年10月20日．
• 平尾喜代司， 宮崎広行， “SiCパワーモジュールのための高熱伝導度窒化ケイ素回路基板”， 次世代パワー半導体の熱設計と実装技術 （監修：菅沼克昭）， （株）シーエムシー出版， pp. 162-170, 2020年1月．
• 井上大輔， 玉井雄大， 小山貴裕， “xEV向け第4世代アルミニウム直接水冷パッケージ技術，” 富士電機技報， vol.92， no.4， 2019， pp.238-242.
• 坂本善次， “両面放熱パワーモジュール 「パワーカード」 の実装技術，” デンソーテクニカルレビュー， vol.16， 2011， pp.46-56.

【口コミ】