B. Murmann, "ADC Performance Survey 1997-2020," [Online]. Available: http://web.stanford.edu/~murmann/adcsurvey.html
J. McCreary, and P. R. Gray, "All-MOS charge redistribution analog-to-digital conversion techniques - Part I," IEEE J. Solid-State Circuits, vol. SC-10, no. 6, pp. 371-379, Dec. 1975.
M. van Elzakker, E. van Tuijl, P. Geraedts, D. Schinkel, E. A. M. Klumperink, and B. Nauta, "A 10-bit Charge Redistribution ADC Consuming 1.9μW at 1 MS/s," IEEE J. Solid State Circuits, vol. 45, no. 5, pp.1007-1015, May. 2010.
P. Nuzzo, F. D. Bernardinis, P. Terreni, G. Van der Plas, "Noise Analysis of Regenerative Comparators for Reconfigurable ADC Architectures," IEEE Transacions on Circuits and Systems-I, vol. 55, no. 6, pp. 1441-1454, Jul. 2008.
T. Miki, T. Morie, K. Matsukawa, Y. Bando, T. Okumoto, K. Obata, S. Sakiyama, S. Dosho, "A 4.2 mW 50 MS/s 13-bit CMOS SAR ADC with SNR and SFDR Enhancement Techniques," IEEE J. Solid-State Circuits, vol. 30, no. 6, pp. 1372-1381, Jun. 2015.
B. P. Ginsburg and A. P. Chandrakasan, "500-MS/s 5-bit ADC in 65-nm CMOS with split capacitor array DAC," IEEE J. Solid-State Circuits, vol. 42, no. 4, pp. 739-747, Apr. 2007.
A. M. Abo and P. R. Gray, "A 1.5V, 10-bit, 14.3-MS/s CMOS Pipeline Analog-to-Digital Converter," IEEE J. Solid-State Circuits, vol. 34, no. 5, May 1999.
C.-C. Liu et al., "A 10b 100MS/s 1.13mW SAR ADC with binary-scaled error compensation," in IEEE International Solid-State Circuits Conference (ISSCC) Dig. Tech. Papers, Feb. 2010, pp. 386-387.
R. Schreier, G. C. Temes, "Understanding Delta-Sigma Data Converters," IEEE PRESS, 2005.
W. C. Black and D. A. Hodges, "Time-interleaved converter arrays," IEEE J. Solid-State Circuits, vol. 15, no. 12, pp. 1022-1029, Dec. 1980.
T. Miki, T. Ozeki, J. Naka, "A 2-GS/s 8-bit Time-Interleaved SAR ADC for Millimeter-Wave Pulsed Radar Baseband SoC," IEEE J. Solid-State Circuits, vol. 52, no. 10, pp. 2712-2720, Oct. 2017.
J. Fredenburg, M. Flynn, "A 90-MS/s 11-MHz-Bandwidth 62-dB SNDR Noise-Shaping SAR ADC," IEEE J. Solid-State Circuits, vol. 47, no. 12, pp. 2898-2904, Dec. 2012.
K. Matsukawa, K. Obata, Y. Mitani, S. Dosho, "A 10 MHz BW 50 fJ/conv. continuous time ΔΣ modulator with high-order single opamp integrator using optimization-based design method," in IEEE Symposium on VLSI Circuits, pp. 160-161, Jun. 2012.